J. Semicond. > 2021, Volume 42 > Issue 7 > 072401
|

ARTICLES

A 15 Gbps-NRZ, 30 Gbps-PAM4, 120 mA laser diode driver implemented in 0.15-µm GaAs E-mode pHEMT technology

Ahmed Wahba, Lin Cheng and Fujiang Lin

+ Author Affiliations

 Corresponding author: Fujiang Lin, linfj@ustc.edu.cn

DOI: 10.1088/1674-4926/42/7/072401

PDF

Turn off MathJax

Abstract: This paper presents the design and testing of a 15 Gbps non-return-to-zero (NRZ), 30 Gbps 4-level pulse amplitude modulation (PAM4) configurable laser diode driver (LDD) implemented in 0.15-µm GaAs E-mode pHEMT technology. The driver bandwidth is enhanced by utilizing cross-coupled neutralization capacitors across the output stage. The output transmission-line back-termination, which absorbs signal reflections from the imperfectly matched load, is performed passively with on-chip 50-Ω resistors. The proposed 30 Gbps PAM4 LDD is implemented by combining two 15 Gbps-NRZ LDDs, as the high and low amplification paths, to generate PAM4 output current signal with levels of 0, 40, 80, and 120 mA when driving 25-Ω lasers. The high and low amplification paths can be used separately or simultaneously as a 15 Gbps-NRZ LDD. The measurement results show clear output eye diagrams at speeds of up to 15 and 30 Gbps for the NRZ and PAM4 drivers, respectively. At a maximum output current of 120 mA, the driver consumes 1.228 W from a single supply voltage of –5.2 V. The proposed driver shows a high current driving capability with a better output power to power dissipation ratio, which makes it suitable for driving high current distributed feedback (DFB) lasers. The chip occupies a total area of 0.7 × 1.3 mm2.

Key words: high current drivers, impedance matching, laser diode driver, optical transmitter, NRZ, PAM4, pHEMT technology.



[1]
Razavi B. Design of integrated circuits for optical communications. 2nd ed. Hoboken, New Jersey: WILEY, 2012
[2]
Morley S. A 3 V 10.7 Gb/s differential laser diode driver with active back-termination output stage. 2005 IEEE International Solid-State Circuits Conference, 2005, 220
[3]
Tsai C M, Chiu M C. A 10Gb/s laser-diode driver with active back-termination in 0.18 μm CMOS. 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, 2008, 222
[4]
Galal S, Razavi B. 10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology. IEEE J Solid-State Circuits, 2003, 38, 2138 doi: 10.1109/JSSC.2003.818567
[5]
Chiang P C, Jiang J Y, Hung H W, et al. 4 × 25 Gb/s transceiver with optical front-end for 100 GbE system in 65 nm CMOS technology. IEEE J Solid-State Circuits, 2015, 50, 573 doi: 10.1109/JSSC.2014.2365700
[6]
Takemoto T, Matsuoka Y, Sugiyama Y, et al. A 50-Gb/s NRZ-modulated optical transmitter based on a DFB-LD and a 0.18-μm SiGe BiCMOS LD driver. Optical Fiber Communication Conference, 2015, 1
[7]
Huang T, Wang Z G, Zhu E, et al. 24 Gb/s laser/modulator driver IC using 0.2 μm gate length PHEMTs. ESSCIRC 2004 - 29th European Solid-State Circuits Conference, 2003, 277
[8]
Takemoto T, Yamashita H, Yuki F, et al. A 25-Gb/s 2.2-W 65-nm CMOS optical transceiver using a power-supply-variation-tolerant analog front end and data-format conversion. IEEE J Solid-State Circuits, 2014, 49, 471 doi: 10.1109/JSSC.2013.2291099
[9]
Ransijn H, Salvador G, Daugherty D D, et al. A 10-Gb/s laser/modulator driver IC with a dual-mode actively matched output buffer. IEEE J Solid-State Circuits, 2001, 36, 1314 doi: 10.1109/4.944657
[10]
Fattaruso J W, Sheahan B. A 3-V 4.25-Gb/s laser driver with 0.4-V output voltage compliance. IEEE J Solid-State Circuits, 2006, 41, 1930 doi: 10.1109/JSSC.2006.875288
[11]
Yin B Z, Qi N, Shi J B, et al. A 32Gb/s-NRZ, 15GBaud/s-PAM4 DFB laser driver with active back-termination in 65 nm CMOS. 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2017, 264
[12]
Shi J B, Yin B Z, Qi N, et al. Design techniques for signal reflection suppression in high-speed 25-Gb/s laser drivers in CMOS. IEEE Photonics Technol Lett, 2018, 30, 39 doi: 10.1109/LPT.2017.2773525
[13]
Miyashita M, Yoshida N, Kojima Y, et al. An AlGaAs/InGaAs pseudomorphic HEMT modulator driver IC with low power dissipation for 10-Gb/s optical transmission systems. IEEE Trans Microw Theory Tech, 1997, 45, 1058 doi: 10.1109/22.598441
[14]
Bauwelinck J, Chen W, Verhulst D, et al. A high-resolution burst-mode laser transmitter with fast and accurate level monitoring for 1.25 Gb/s upstream GPONs. IEEE J Solid-State Circuits, 2005, 40, 1322 doi: 10.1109/JSSC.2005.848024
[15]
Umeda Y, Kanda A, Sano K, et al. 10 Gbit/s series-connected voltage-balancing pulse driver with high-speed input buffer. Electron Lett, 2004, 40, 934 doi: 10.1049/el:20045223
[16]
Chujo N, Takai T, Sugawara T, et al. A 25 Gb/s 65-nm CMOS low-power laser diode driver with mutually coupled peaking inductors for optical interconnects. IEEE Trans Circuits Syst I, 2011, 58, 2061 doi: 10.1109/TCSI.2011.2163982
[17]
Schow C L, Doany F E, Chen C, et al. Low-power 16 × 10 Gb/s Bi-directional single chip CMOS optical transceivers operating at < < 5 mW/Gb/s/link. IEEE J Solid-State Circuits, 2009, 44, 301 doi: 10.1109/JSSC.2008.2007439
[18]
Kromer C, Sialm G, Berger C, et al. A 100-mW 4 × 10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects. IEEE J Solid-State Circuits, 2005, 40, 2667 doi: 10.1109/JSSC.2005.856575
[19]
Wahba A, Li X, Xi N, et al. A 10 gb/s, 150 mA laser diode driver with active back-termination in 0.13-µm SOI CMOS technology. 2019 IEEE International Conference on Integrated Circuits, Technologies and Applications, 2019, 91
[20]
Belfiore G, Henker R, Ellinger F. 90 Gbit/s 4-level pulse-amplitude-modulation vertical-cavity surface-emitting laser driver integrated circuit in 130 nm SiGe technology. 2016 IEEE MTT-S Latin America Microwave Conference (LAMC), 2016, 1
[21]
Belfiore G, Szilagyi L, Henker R, et al. Design of a 56 Gbit/s 4-level pulse-amplitude-modulation inductor-less vertical-cavity surface-emitting laser driver integrated circuit in 130 nm BiCMOS technology. IET Circuits Devices Syst, 2015, 9, 213 doi: 10.1049/iet-cds.2014.0240
[22]
Belfiore G, Szilagyi L, Henker R, et al. Common cathode VCSEL driver in 90 nm CMOS enabling 25 Gbit/s optical connection using 14 Gbit/s 850 nm VCSEL. Electron Lett, 2015, 51, 349 doi: 10.1049/el.2014.4217
[23]
Gray P R, Hurst P J, Lewis S H, et al. Analysis and design of analog integrated circuits. John Wiley & Sons, 2009
[24]
Säckinger E. Broadband circuits for optical fiber communication. Hoboken, NJ, USA: John Wiley & Sons, Inc., 2005
[25]
Heydari P, Mohanavelu R. Design of ultrahigh-speed low-voltage CMOS CML buffers and latches. IEEE Trans Very Large Scale Integr VLSI Syst, 2004, 12, 1081 doi: 10.1109/TVLSI.2004.833663
[26]
Lao Z, Thiede A, Nowotny U, et al. High power modulator driver ICs up to 30 Gb/s with AlGaAs/GaAs HEMTs. IEEE Gallium Arsenide Integrated Circuit Symposium, 1997, 223
[27]
Zhu N H, Chen C, Pun E Y B, et al. Extraction of intrinsic response from S-parameters of laser diodes. IEEE Photonics Technol Lett, 2005, 17, 744 doi: 10.1109/LPT.2004.842794
[28]
Chen C, Zhu N, Zhang S, et al. Characterization of parasitics in TO-packaged high-speed laser modules. IEEE Trans Adv Packag, 2007, 30, 97 doi: 10.1109/TADVP.2006.884779
[29]
Gao J J. Optoelectronic integrated circuit design and device modeling. Chichester, UK: John Wiley & Sons, Ltd, 2010
[30]
Khafaji M, Pliva J, Henker R, et al. A 42-Gb/s VCSEL driver suitable for burst mode operation in 14-nm bulk CMOS. IEEE Photonics Technol Lett, 2018, 30, 23 doi: 10.1109/LPT.2017.2771952
Fig. 1.  LDD output stage: (a) with passive back termination, (b) with active back termination.

DownLoad: Full-Size Img PowerPoint
Fig. 2.  (a) $ {I}_{\rm{d}} $ and $ {g}_{\rm{m}} $ versus $ {V}_{\rm{gs}} $ of pHEMT transistor. (b) $ {f}_{\rm{t}} $ in terms of $ {I}_{\rm{d}} $.

DownLoad: Full-Size Img PowerPoint
Fig. 3.  Driver circuit architecture. (a) 15 Gbps-NRZ LDD with 80 mA output current (Slice I is enabled while slice II is disabled). (b) 30 Gbps (15 Gbaud/s) PAM4 LDD.

DownLoad: Full-Size Img PowerPoint
Fig. 4.  Circuit diagram of the proposed driver.

DownLoad: Full-Size Img PowerPoint
Fig. 5.  Equivalent circuit of an LDD connected to an LD using wire-bonded chip-on-board assembly.

DownLoad: Full-Size Img PowerPoint
Fig. 6.  (Color online) 25-Ω $ {S}_{22} $ at different values of $ {R}_{{\rm{T}}} $ and L. Line patterns: solid, dashed, and dotted represent the 25-Ω $ {S}_{22} $ curves at L = 0, 0.5, and 1 nH, respectively. Line colors: black, blue, red, and green represent the 25-Ω $ {S}_{22} $ curves when $ {R}_{{\rm{T}}}= $ ∞, 75, 50, and 25 Ω, respectively. Simulation results are obtained when $ {C}_{\rm{P}}= $ 0.2 pF, $ {C}_{\rm{D}}= $ 0.2 pF, and $ {R}_{\rm{D}}= $ 25 Ω.

DownLoad: Full-Size Img PowerPoint
Fig. 7.  The small-signal equivalent half-circuit for the proposed driver when only slice I is enabled.

DownLoad: Full-Size Img PowerPoint
Fig. 8.  Small-signal bandwidth dependence on RP1 and W2 at different IP1. Shaded areas represent the accepted values of RP1 and W2 at which VO exceeds 1.96 Vpp.

DownLoad: Full-Size Img PowerPoint
Fig. 9.  (a) Small-signal BW and $ \left|{P}_{2}\right| $ dependence on $ {I}_{{\rm{P}}1} $, where $ {V}_{{\rm{P}}1} $ is maintained constant at 0.87 Vpp. (b) DC transfer characteristics of the pre-driver and output driver.

DownLoad: Full-Size Img PowerPoint
Fig. 10.  (Color online) (a) Poles locus as $ {C}_{{\rm{F}}1} $ varied from 0 to 350 fF. (b) Small-signal $ {\rm{BW}} $ and peaking dependence on $ {C}_{{\rm{F}}1} $.

DownLoad: Full-Size Img PowerPoint
Fig. 11.  (Color online) Slice I small-signal frequency response at different values of $ {C}_{{\rm{F}}1} $. (a) Magnitude response. (b) Group delay response.

DownLoad: Full-Size Img PowerPoint
Fig. 12.  (Color online) (a) Poles locus when $ {C}_{{\rm{F}}1}= $ 65 fF and L is swept from 0.1 to 3 nH. (b) small-signal BW dependence on L.

DownLoad: Full-Size Img PowerPoint
Fig. 13.  (Color online) Slice I small-signal frequency response at different values of L for $ {C}_{{\rm{F}}1}= $ 65 fF. (a) Magnitude response. (b) Group delay response.

DownLoad: Full-Size Img PowerPoint
Fig. 14.  (Color online) Simulated 15 Gbps single-ended output eye diagram, when only slice I is enabled, at (a) L = 0 nH, (b) L = 0.5 nH, (c) L = 1.0 nH, (d) L = 2.0 nH. Horizontal: time in ps, vertical: amplitude in V.

DownLoad: Full-Size Img PowerPoint
Fig. 15.  (Color online) S-parameters simulation results. (a) Gain and return loss. (b) Group delay. S-parameters characterization is performed using a 100-Ω input port (fully differential), and a 25-Ω output port that is connected to one output terminal of the driver. Whereas, the other output terminal is connected to a 25-Ω dummy resistor.

DownLoad: Full-Size Img PowerPoint
Fig. 16.  (a) Large signal model of a DFB LD and its interface with the LDD chip. The LD parasitics $ {R}_{\rm{d}} $ and $ {C}_{\rm{d}} $ are accounted for 5 Ω and 4 pF, respectively. The package parasitics are assumed as $ {R}_{{\rm{P}}}= $ 1-Ω, $ {L}_{{\rm{P}}}= $ 0.15 nH, and $ {C}_{{\rm{P}}}= $ 0.5 pF. $ {R}_{\rm{m}} $ and $ {L}_{1} $ equal 20-Ω and 0.4 nH, respectively. (b) I–V characteristic curve of the LD showing that $ {R}_{\rm{d}}= $ 5 Ω, $ {V}_{{\rm{D}}1}= $ 0.51 V, and $ {V}_{{\rm{F}}}= $ 1.4 V at $ {I}_{{\rm{L}}{\rm{D}}}= $ 150 mA.

DownLoad: Full-Size Img PowerPoint
Fig. 17.  (Color online) Simulated single-ended output eye diagrams for slice I, slice II, and both slices at different data rates. (Horizontal: time in ps, vertical: amplitude in V).

DownLoad: Full-Size Img PowerPoint
Fig. 18.  (Color online) Simulated output PAM4 eye diagrams at (a) 10 Gbps (5 Gbaud/s), (b) 20 Gbps (10 Gbaud/s), (c) 30 Gbps (15 Gbaud/s). Horizontal: time in ps, vertical: amplitude in V.

DownLoad: Full-Size Img PowerPoint
Fig. 19.  (Color online) Photograph of the laser driver chip after wire bonding on a custom-designed PCB.

DownLoad: Full-Size Img PowerPoint
Fig. 20.  (Color online) Experimental setup for eye diagram measurements.

DownLoad: Full-Size Img PowerPoint
Fig. 21.  (Color online) Measured output eye diagrams for slice I, slice II, and both slices at 5, 10, and 15 Gbps. Horizontal scale: 33.4 ps/div for (a, b, and c), 16.7 ps/div for (d, e, and f), and 11.1 ps/div for (g, h, and i).

DownLoad: Full-Size Img PowerPoint
Fig. 22.  Fully measured differential input eye diagram at 15 Gbps. Horizontal scale: 11.1 ps/div.

DownLoad: Full-Size Img PowerPoint
Fig. 23.  (Color online) Measured PAM4 output eye diagram at (a) 10 Gbps (5 Gbaud/s), (b) 20 Gbps (10 Gbaud/s), (c) 30 Gbps (15 Gbaud/s). Horizontal scale: 33.4, 16.7, and 11.1 ps/div for (a), (b), and (c), respectively.

DownLoad: Full-Size Img PowerPoint

Table 1.   Proposed driver performance at 15 Gbps when operated at different PVT corners.

ParameterSlice ISlice II
Eye height (V)1.49–1.850.75–0.91
Eye width (UI)0.82–0.90.84–0.91
Rise time (ps)21.4–3116.8–29.7
Fall time (ps)19.7–30.516–29.1
Total jitter (UI pk-pk)0.12–0.2250.1–0.21
DownLoad: CSV

Table 2.   Performance summary and comparison to prior work.

ParameterThis workRef. [9]Ref. [4]Ref. [7]Ref. [2]Ref. [10]Ref. [21]Ref. [11]Ref. [30]
Modulation formatNRZPAM4NRZNRZNRZNRZNRZPAM4NRZPAM4NRZ
Data rate (Gbps)153010102410.74.2556323042
TerminationPassiveActivePassivepassiveActiveActivePassiveActivePassive
Output couplingDCDCACDCACDCDCDCDC
Input swing (Vpp) (single-ended)0.30.40.40.5N/A0.20.150.15N/A
Modulation current (mA)12010010056b80806.4b44d32d6.6e
Supply voltage (V)–5.2–5.21.8/2–4.53.33.32.3/31.2/1.5 /3.3N/A
Power (W)1.2281.30.6751.80.670.343c0.1150.550.0815
Output return loss (dB)< 10 dB up to13.2 GHza< 10 dB up to12 GHzN/AN/A< 10 dB up to10 GHzN/A< 8 dB up to30 GHzN/AN/A
FOM1 (A·Gbps/W)1.472.930.771.480.751.280.743.12.561.753.4
FOM214.7%11.4%9.6%18.5%4.4%11.9%13.1%0.7%1.76%0.73%2.7%
Die area (mm2)0.91N/A1.6212.252.660.591.20.5
Technology0.15 µm GaAs E-mode pHEMT0.25 µm GaAs pHEMT0.18 µm CMOS0.2 µm GaAs pHEMTSiGe SOI BipolarSiGe BiCMOSSiGe BiCMOS65 nm CMOS14 nm Bulk CMOS
FOM1 is defined as the product of the modulation current and data rate divided by the power dissipation, without DC bias current of load devices.The higher, the better.
FOM2 is the output power divided by the total power dissipation, without DC bias current of load devices. The higher the better.
a Based on post-layout simulation results.
b The modulation current is deduced from the measured eye diagram at 50-Ω output load.
c Power and FOMs are given at 60 mA modulation current.
d The modulation current is deduced from the measured eye diagram at 10-Ω equivalent output load.
e Modulation current at 100-Ω load.
DownLoad: CSV
[1]
Razavi B. Design of integrated circuits for optical communications. 2nd ed. Hoboken, New Jersey: WILEY, 2012
[2]
Morley S. A 3 V 10.7 Gb/s differential laser diode driver with active back-termination output stage. 2005 IEEE International Solid-State Circuits Conference, 2005, 220
[3]
Tsai C M, Chiu M C. A 10Gb/s laser-diode driver with active back-termination in 0.18 μm CMOS. 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, 2008, 222
[4]
Galal S, Razavi B. 10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology. IEEE J Solid-State Circuits, 2003, 38, 2138 doi: 10.1109/JSSC.2003.818567
[5]
Chiang P C, Jiang J Y, Hung H W, et al. 4 × 25 Gb/s transceiver with optical front-end for 100 GbE system in 65 nm CMOS technology. IEEE J Solid-State Circuits, 2015, 50, 573 doi: 10.1109/JSSC.2014.2365700
[6]
Takemoto T, Matsuoka Y, Sugiyama Y, et al. A 50-Gb/s NRZ-modulated optical transmitter based on a DFB-LD and a 0.18-μm SiGe BiCMOS LD driver. Optical Fiber Communication Conference, 2015, 1
[7]
Huang T, Wang Z G, Zhu E, et al. 24 Gb/s laser/modulator driver IC using 0.2 μm gate length PHEMTs. ESSCIRC 2004 - 29th European Solid-State Circuits Conference, 2003, 277
[8]
Takemoto T, Yamashita H, Yuki F, et al. A 25-Gb/s 2.2-W 65-nm CMOS optical transceiver using a power-supply-variation-tolerant analog front end and data-format conversion. IEEE J Solid-State Circuits, 2014, 49, 471 doi: 10.1109/JSSC.2013.2291099
[9]
Ransijn H, Salvador G, Daugherty D D, et al. A 10-Gb/s laser/modulator driver IC with a dual-mode actively matched output buffer. IEEE J Solid-State Circuits, 2001, 36, 1314 doi: 10.1109/4.944657
[10]
Fattaruso J W, Sheahan B. A 3-V 4.25-Gb/s laser driver with 0.4-V output voltage compliance. IEEE J Solid-State Circuits, 2006, 41, 1930 doi: 10.1109/JSSC.2006.875288
[11]
Yin B Z, Qi N, Shi J B, et al. A 32Gb/s-NRZ, 15GBaud/s-PAM4 DFB laser driver with active back-termination in 65 nm CMOS. 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2017, 264
[12]
Shi J B, Yin B Z, Qi N, et al. Design techniques for signal reflection suppression in high-speed 25-Gb/s laser drivers in CMOS. IEEE Photonics Technol Lett, 2018, 30, 39 doi: 10.1109/LPT.2017.2773525
[13]
Miyashita M, Yoshida N, Kojima Y, et al. An AlGaAs/InGaAs pseudomorphic HEMT modulator driver IC with low power dissipation for 10-Gb/s optical transmission systems. IEEE Trans Microw Theory Tech, 1997, 45, 1058 doi: 10.1109/22.598441
[14]
Bauwelinck J, Chen W, Verhulst D, et al. A high-resolution burst-mode laser transmitter with fast and accurate level monitoring for 1.25 Gb/s upstream GPONs. IEEE J Solid-State Circuits, 2005, 40, 1322 doi: 10.1109/JSSC.2005.848024
[15]
Umeda Y, Kanda A, Sano K, et al. 10 Gbit/s series-connected voltage-balancing pulse driver with high-speed input buffer. Electron Lett, 2004, 40, 934 doi: 10.1049/el:20045223
[16]
Chujo N, Takai T, Sugawara T, et al. A 25 Gb/s 65-nm CMOS low-power laser diode driver with mutually coupled peaking inductors for optical interconnects. IEEE Trans Circuits Syst I, 2011, 58, 2061 doi: 10.1109/TCSI.2011.2163982
[17]
Schow C L, Doany F E, Chen C, et al. Low-power 16 × 10 Gb/s Bi-directional single chip CMOS optical transceivers operating at < < 5 mW/Gb/s/link. IEEE J Solid-State Circuits, 2009, 44, 301 doi: 10.1109/JSSC.2008.2007439
[18]
Kromer C, Sialm G, Berger C, et al. A 100-mW 4 × 10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects. IEEE J Solid-State Circuits, 2005, 40, 2667 doi: 10.1109/JSSC.2005.856575
[19]
Wahba A, Li X, Xi N, et al. A 10 gb/s, 150 mA laser diode driver with active back-termination in 0.13-µm SOI CMOS technology. 2019 IEEE International Conference on Integrated Circuits, Technologies and Applications, 2019, 91
[20]
Belfiore G, Henker R, Ellinger F. 90 Gbit/s 4-level pulse-amplitude-modulation vertical-cavity surface-emitting laser driver integrated circuit in 130 nm SiGe technology. 2016 IEEE MTT-S Latin America Microwave Conference (LAMC), 2016, 1
[21]
Belfiore G, Szilagyi L, Henker R, et al. Design of a 56 Gbit/s 4-level pulse-amplitude-modulation inductor-less vertical-cavity surface-emitting laser driver integrated circuit in 130 nm BiCMOS technology. IET Circuits Devices Syst, 2015, 9, 213 doi: 10.1049/iet-cds.2014.0240
[22]
Belfiore G, Szilagyi L, Henker R, et al. Common cathode VCSEL driver in 90 nm CMOS enabling 25 Gbit/s optical connection using 14 Gbit/s 850 nm VCSEL. Electron Lett, 2015, 51, 349 doi: 10.1049/el.2014.4217
[23]
Gray P R, Hurst P J, Lewis S H, et al. Analysis and design of analog integrated circuits. John Wiley & Sons, 2009
[24]
Säckinger E. Broadband circuits for optical fiber communication. Hoboken, NJ, USA: John Wiley & Sons, Inc., 2005
[25]
Heydari P, Mohanavelu R. Design of ultrahigh-speed low-voltage CMOS CML buffers and latches. IEEE Trans Very Large Scale Integr VLSI Syst, 2004, 12, 1081 doi: 10.1109/TVLSI.2004.833663
[26]
Lao Z, Thiede A, Nowotny U, et al. High power modulator driver ICs up to 30 Gb/s with AlGaAs/GaAs HEMTs. IEEE Gallium Arsenide Integrated Circuit Symposium, 1997, 223
[27]
Zhu N H, Chen C, Pun E Y B, et al. Extraction of intrinsic response from S-parameters of laser diodes. IEEE Photonics Technol Lett, 2005, 17, 744 doi: 10.1109/LPT.2004.842794
[28]
Chen C, Zhu N, Zhang S, et al. Characterization of parasitics in TO-packaged high-speed laser modules. IEEE Trans Adv Packag, 2007, 30, 97 doi: 10.1109/TADVP.2006.884779
[29]
Gao J J. Optoelectronic integrated circuit design and device modeling. Chichester, UK: John Wiley & Sons, Ltd, 2010
[30]
Khafaji M, Pliva J, Henker R, et al. A 42-Gb/s VCSEL driver suitable for burst mode operation in 14-nm bulk CMOS. IEEE Photonics Technol Lett, 2018, 30, 23 doi: 10.1109/LPT.2017.2771952

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 4230 Times PDF downloads: 225 Times Cited by: 0 Times

    History

    Received: 13 December 2020 Revised: 11 February 2021 Online: Accepted Manuscript: 08 April 2021Uncorrected proof: 08 April 2021Published: 05 July 2021

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Send
      Article Navigation >  Journal of Semiconductors  > 2021  >  42(7): 072401
      Ahmed Wahba, Lin Cheng, Fujiang Lin. A 15 Gbps-NRZ, 30 Gbps-PAM4, 120 mA laser diode driver implemented in 0.15-µm GaAs E-mode pHEMT technology[J]. Journal of Semiconductors, 2021, 42(7): 072401. doi: 10.1088/1674-4926/42/7/072401 ****A Wahba, L Cheng, F Lin, A 15 Gbps-NRZ, 30 Gbps-PAM4, 120 mA laser diode driver implemented in 0.15-µm GaAs E-mode pHEMT technology[J]. J. Semicond., 2021, 42(7): 072401. doi: 10.1088/1674-4926/42/7/072401.
      Citation:
      Ahmed Wahba, Lin Cheng, Fujiang Lin. A 15 Gbps-NRZ, 30 Gbps-PAM4, 120 mA laser diode driver implemented in 0.15-µm GaAs E-mode pHEMT technology[J]. Journal of Semiconductors, 2021, 42(7): 072401. doi: 10.1088/1674-4926/42/7/072401 ****
      A Wahba, L Cheng, F Lin, A 15 Gbps-NRZ, 30 Gbps-PAM4, 120 mA laser diode driver implemented in 0.15-µm GaAs E-mode pHEMT technology[J]. J. Semicond., 2021, 42(7): 072401. doi: 10.1088/1674-4926/42/7/072401.
      shu

      A 15 Gbps-NRZ, 30 Gbps-PAM4, 120 mA laser diode driver implemented in 0.15-µm GaAs E-mode pHEMT technology

      DOI: 10.1088/1674-4926/42/7/072401

      • School of Microelectronics, University of Science and Technology of China, Hefei 230026, China

      More Information
      • Ahmed Wahba：received the B.Sc. and M.Sc degrees in electrical engineering from Zagazig University, Zagazig, Egypt in 2009, and 2015, respectively. He is currently pursuing the Ph.D. degree in microelectronics with the University of Science and Technology of China (USTC). His research focuses on high-speed circuits for data communication systems
      • Lin Cheng：received the B.Eng. degree from the Hefei University of Technology, Hefei, China, in 2008, the M.Sc. degree from Fudan University, Shanghai, China, in 2011, and the Ph.D. degree from the Hong Kong University of Science and Tech-nology (HKUST), Kowloon, Hong Kong, in 2016.He is currently a Professor at the School of Microelectronics, University of Science and Technology of China (USTC). He worked as a Post-Doctoral Research Associate with the Department of Electronics and Computer Engineering, HKUST, from Sept. 2016 to Aug. 2018. His current research interests include power management circuit and systems, wireless power transfer circuits and systems, switched-inductor power converters, and low dropout regulators
      • Fujiang Lin：received the B.S. and M.S. degrees from the University of Science and Technology of China (USTC), Hefei, China, in 1982 and 1984, respectively, and the Dr.-Ing. degree from the University of Kassel, Germany, in 1993, all in electrical engineering. From 1993 to 1994, he worked as a Research Scientist in National University of Singapore. Since 1995, he has been working with the Institute of Microelectronics (IME), Singapore, as a Member of Technical Staff, where he pioneered practical RF modeling for MMIC/RFIC development. In 2010, he returned back USTC as full professor and the head of the Department of Electronic Science and Technology. He established the MESIC (Micro-/nano- Electronic System Integration R&D Center). Currently his main research interest is the modeling cum IC validation of next generation technology devices such as GaN, FD-SOI and FinFET, as well as high performance OEIC and mmWave TRx design. He has authored or coauthored over 150 scientific papers. He holds over 50 patents
      • Corresponding author: linfj@ustc.edu.cn
      • Received Date: 2020-12-13
      • Revised Date: 2021-02-11
      • Published Date: 2021-07-10

      Catalog

        Journal of Semiconductors © 2017 All Rights Reserved   京ICP备05085259号-2

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return