A high-efficiency, low-noise power solution for a dual-channel GNSS RF receiver

Shi Jian; Mo Taishan; Le Jianlian; Gan Yebing; Ma Chengyan; Ye Tianchun

doi:10.1088/1674-4926/33/8/085001

J. Semicond. > 2012, Volume 33 > Issue 8 > 085001

SEMICONDUCTOR INTEGRATED CIRCUITS

A high-efficiency, low-noise power solution for a dual-channel GNSS RF receiver

Shi Jian, Mo Taishan, Le Jianlian, Gan Yebing, Ma Chengyan and Ye Tianchun

+ Author Affiliations

DOI: 10.1088/1674-4926/33/8/085001

Abstract: A high-efficiency low-noise power solution for a dual-channel GNSS RF receiver is presented. The power solution involves a DC-DC buck converter and a followed low-dropout regulator (LDO). The pulse-width-modulation (PWM) control method is adopted for better noise performance. An improved low-power high-frequency PWM control circuit is proposed, which halves the average quiescent current of the buck converter to 80 μA by periodically shutting down the OTA. The size of the output stage has also been optimized to achieve high efficiency under a light load condition. In addition, a novel soft-start circuit based on a current limiter has been implemented to avoid inrush current. Fabricated with commercial 180-nm CMOS technology, the DC-DC converter achieves a peak efficiency of 93.1% under a 2 MHz working frequency. The whole receiver consumes only 20.2 mA from a 3.3 V power supply and has a noise figure of 2.5 dB.

Key words: GNSS, power solution, DC-DC converter, pulse-width-modulation, low-dropout regulator, 低压差稳压器

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]

1	Steady-state solution growth of microcrystalline silicon on nanocrystalline seed layers on glass R. Bansen, C. Ehlers, Th. Teubner, T. Boeck Journal of Semiconductors, 2016, 37(9): 093001. doi: 10.1088/1674-4926/37/9/093001
2	A digitally controlled AGC loop circuitry for GNSS receiver chip with a binary weighted accurate dB-linear PGA Gang Jin, Yiqi Zhuang, Yue Yin, Miao Cui Journal of Semiconductors, 2015, 36(3): 035004. doi: 10.1088/1674-4926/36/3/035004
3	A fast novel soft-start circuit for peak current-mode DC-DC buck converters Jie Li, Miao Yang, Weifeng Sun, Xiaoxia Lu, Shen Xu, et al. Journal of Semiconductors, 2013, 34(2): 025006. doi: 10.1088/1674-4926/34/2/025006
4	A 2-mW 50-dB DR wideband hybrid AGC for a GNSS receiver in 65 nm CMOS Xu Yang, Chi Baoyong, Xu Yang , Qi Nan, Wang Zhihua, et al. Journal of Semiconductors, 2012, 33(7): 075006. doi: 10.1088/1674-4926/33/7/075006
5	A constant loop bandwidth fractional-N frequency synthesizer for GNSS receivers Yin Xizhen, Xiao Shimao, Jin Yuhua, Wu Qiwu, Ma Chengyan, et al. Journal of Semiconductors, 2012, 33(4): 045007. doi: 10.1088/1674-4926/33/4/045007
6	A 0.18 μm CMOS single-inductor single-stage quadrature frontend for GNSS receiver Li Bing, Zhuang Yiqi, Han Yeqi, Xing Xiaoling, Li Zhenrong, et al. Journal of Semiconductors, 2011, 32(9): 095005. doi: 10.1088/1674-4926/32/9/095005
7	A 200 mA CMOS low-dropout regulator with double frequency compensation techniques for SoC applications Lei Qianqian, Chen Zhiming, Gong Zheng, Shi Yin Journal of Semiconductors, 2011, 32(11): 115009. doi: 10.1088/1674-4926/32/11/115009
8	A dual VCDL DLL based gate driver for zero-voltage-switching DC-DC converter Tian Xin, Liu Xiangxin, Li Wenhong Journal of Semiconductors, 2010, 31(7): 075012. doi: 10.1088/1674-4926/31/7/075012
9	Design of high efficiency dual-mode buck DC–DC converter Lai Xinquan, Zeng Huali, Ye Qiang, He Huisen, Zhang Shasha, et al. Journal of Semiconductors, 2010, 31(11): 115005. doi: 10.1088/1674-4926/31/11/115005
10	Full on-chip and area-efficient CMOS LDO with zero to maximum load stability using adaptive frequency compensation Ma Haifeng, Zhou Feng Journal of Semiconductors, 2010, 31(1): 015006. doi: 10.1088/1674-4926/31/1/015006
11	Design of an On-Chip Gate Pulse Modulate Controller for a TFT-LCD Ye Qiang, Lai Xinquan, Chen Fuji, Li Yanming, Yuan Bing, et al. Journal of Semiconductors, 2008, 29(8): 1620-1626.
12	A Capacitor-Free CMOS Low-Dropout Regulator for System-on-Chip Application Han Peng, Wang Zhigong, Xu Yong, Li Wei Journal of Semiconductors, 2008, 29(8): 1507-1510.
13	An Integrated Current-Sensing Circuit for Current-Mode DC-DC Buck Converters Yuan Bing, Lai Xinquan, Ye Qiang, Li Yanming, Jia Xinzhang, et al. Journal of Semiconductors, 2008, 29(8): 1627-1631.
14	A PWM/Pseudo-PFM Auto-Mode-Applied Buck DC/DC Switching Regulator Liu Lianxi, Yang Yintang, Zhu Zhangming Journal of Semiconductors, 2008, 29(10): 1956-1962.
15	High Efficiency Realization of a DC-DC Converter at Light Loads for Portable Applications Yuan Bing, Lai Xinquan, Li Yanming, Ye Qiang, Wang Hongyi, et al. Journal of Semiconductors, 2008, 29(6): 1198-1203.
16	A CMOS Flyback PWM Controller with Low No-Load Power Consumption Zhu Zhangming, Yang Yintang Journal of Semiconductors, 2008, 29(11): 2275-2280.
17	A Novel Hybrid DPWM for Digital DC-DC Converters Chen Hua, Li Shun, Niu Qi, Zhou Feng Journal of Semiconductors, 2008, 29(2): 275-280.
18	A Piecewise Linear Slope Compensation Circuit for DC-DC Converters Ye Qiang, Lai Xinquan, Li Yanming, Yuan Bing, Chen Fuji, et al. Journal of Semiconductors, 2008, 29(2): 281-287.
19	Reducing the Slope Compensation Effect on the Load Capacity of DC-DC Converters Wang Hongyi, Lai Xinquan, Li Yushan Chinese Journal of Semiconductors , 2006, 27(8): 1484-1489.
20	A Current-Mode DC-DC Buck Converter with High Stability and Fast Dynamic Response Chen Dongpo, He Lenian, Yan Xiaolang Chinese Journal of Semiconductors , 2006, 27(10): 1742-1749.

Search

GET CITATION

Shi Jian, Mo Taishan, Le Jianlian, Gan Yebing, Ma Chengyan, Ye Tianchun. A high-efficiency, low-noise power solution for a dual-channel GNSS RF receiver[J]. Journal of Semiconductors, 2012, 33(8): 085001. doi: 10.1088/1674-4926/33/8/085001

Shi J, Mo T S, Le J L, Gan Y B, Ma C Y, Ye T C. A high-efficiency, low-noise power solution for a dual-channel GNSS RF receiver[J]. J. Semicond., 2012, 33(8): 085001. doi: 10.1088/1674-4926/33/8/085001.

Export: BibTex EndNote

Article Metrics

Article views: 3610 Times PDF downloads: 1744 Times Cited by: 0 Times

History

Received: 20 August 2015 Revised: 07 March 2012 Online: Published: 01 August 2012

A high-efficiency low-noise power solution for a dual-channel GNSS RF receiver is presented. The power solution involves a DC-DC buck converter and a followed low-dropout regulator (LDO). The pulse-width-modulation (PWM) control method is adopted for better noise performance. An improved low-power high-frequency PWM control circuit is proposed, which halves the average quiescent current of the buck converter to 80 μA by periodically shutting down the OTA. The size of the output stage has also been optimized to achieve high efficiency under a light load condition. In addition, a novel soft-start circuit based on a current limiter has been implemented to avoid inrush current. Fabricated with commercial 180-nm CMOS technology, the DC-DC converter achieves a peak efficiency of 93.1% under a 2 MHz working frequency. The whole receiver consumes only 20.2 mA from a 3.3 V power supply and has a noise figure of 2.5 dB.

A high-efficiency, low-noise power solution for a dual-channel GNSS RF receiver

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

A high-efficiency, low-noise power solution for a dual-channel GNSS RF receiver

DOI: 10.1088/1674-4926/33/8/085001

Abstract

References

Proportional views

Catalog

A high-efficiency, low-noise power solution for a dual-channel GNSS RF receiver

Search

GET CITATION

Share:

Article Metrics

History

Catalog

Email This Article

A high-efficiency, low-noise power solution for a dual-channel GNSS RF receiver

DOI: 10.1088/1674-4926/33/8/085001

Abstract

References

Proportional views

Catalog

Export File

Citation

Format

Content