
PAPERS
Luo Xiaorong, Zhang Wei, Zhang Bo, Li Zhaoji, Yan Bin and Yang Shouguo
Abstract: A new SOI high-voltage device structure with nonuniform thickness drift region (n-uni SOI) and its optimization design method are proposed.Owing to the nonuniform thickness drift region,the electric field in the SOI layer is modulated and the electric field in the buried layer is enhanced,resulting in an enhancement of breakdown voltage.An analytical model taking the modulation effect into account is presented to optimize the device structure.Based on the analytical model,the dependencies of the electric field distribution and breakdown voltage on the device parameters are investigated.Numerical simulations support the analytical model.The breakdown voltage of the n-uni SOI LDMOS with n=3 is twice as high as that of a conventional SOI while its on-resistance maintains low.
Key words: SOI, nonuniform thickness drift region, electric field, modulation, high voltage
1 |
Electric and magnetic optical polaron in quantum dot——Part 1: strong coupling A. J. Fotue, N. Issofa, M. Tiotsop, S. C. Kenfack, M. P. Tabue Djemmo, et al. Journal of Semiconductors, 2015, 36(7): 072001. doi: 10.1088/1674-4926/36/7/072001 |
2 |
Analytical modeling and simulation of germanium single gate silicon on insulator TFET T. S. Arun Samuel, N. B. Balamurugan Journal of Semiconductors, 2014, 35(3): 034002. doi: 10.1088/1674-4926/35/3/034002 |
3 |
Analytical model for high-voltage SOI device with composite-k dielectric buried layer Jie Fan, Bo Zhang, Xiaorong Luo, Zhigang Wang, Zhaoji Li, et al. Journal of Semiconductors, 2013, 34(9): 094008. doi: 10.1088/1674-4926/34/9/094008 |
4 |
Novel SOI double-gate MOSFET with a P-type buried layer Yao Guoliang, Luo Xiaorong, Wang Qi, Jiang Yongheng, Wang Pei, et al. Journal of Semiconductors, 2012, 33(5): 054006. doi: 10.1088/1674-4926/33/5/054006 |
5 |
Double humps and radiation effects of SOI NMOSFET Cui Jiangwei, Yu Xuefeng, Ren Diyuan, He Chengfa, Gao Bo, et al. Journal of Semiconductors, 2011, 32(6): 064006. doi: 10.1088/1674-4926/32/6/064006 |
6 |
A novel complementary N+-charge island SOI high voltage device Wu Lijuan, Hu Shengdong, Zhang Bo, Li Zhaoji Journal of Semiconductors, 2010, 31(11): 114010. doi: 10.1088/1674-4926/31/11/114010 |
7 |
A new integrated SOI power device based on self-isolation technology Gao Huanmei, Luo Xiaorong, Zhang Wei, Deng Hao, Lei Tianfei, et al. Journal of Semiconductors, 2010, 31(8): 084012. doi: 10.1088/1674-4926/31/8/084012 |
8 |
Process optimization of a deep trench isolation structure for high voltage SOI devices Zhu Kuiying, Qian Qinsong, Zhu Jing, Sun Weifeng Journal of Semiconductors, 2010, 31(12): 124009. doi: 10.1088/1674-4926/31/12/124009 |
9 |
A three-dimensional breakdown model of SOI lateral power transistors with a circular layout Guo Yufeng, Wang Zhigong, Sheu Gene Journal of Semiconductors, 2009, 30(11): 114006. doi: 10.1088/1674-4926/30/11/114006 |
10 |
A Continuous and Analytical Surface Potential Model for SOI LDMOS Xu Wenjie, Sun Lingling, Liu Jun, Li Wenjun, Zhang Haipeng, et al. Chinese Journal of Semiconductors , 2007, 28(11): 1712-1716. |
11 |
Fabrication of a Novel SOI Material with Non-Planar Buried Oxide Layer Guo Yufeng, Li Zhaoji, Zhang Bo, Liu Yong Chinese Journal of Semiconductors , 2007, 28(9): 1415-1419. |
12 |
Dual Material Gate SOI MOSFET with a Single Halo Li Zunchao, Jiang Yaolin, Wu Jianmin Chinese Journal of Semiconductors , 2007, 28(3): 327-331. |
13 |
Study on the Characteristics of SOI DTMOS with Reverse Schottky Barriers Bi Jinshun, Hai Chaohe Chinese Journal of Semiconductors , 2006, 27(9): 1526-1530. |
14 |
Luo Xiaorong, Li Zhaoji, Zhang Bo Chinese Journal of Semiconductors , 2006, 27(11): 2005-2010. |
15 |
Breakdown Characteristics of SOI LDMOS High VoltageDevices with Variable Low k Dielectric Layer Luo Xiaorong, 李肇基, Li Zhaoji Chinese Journal of Semiconductors , 2006, 27(5): 881-885. |
16 |
Yu Zongguang, Liu Zhan, Wang Guozhang, Xu Ziming Chinese Journal of Semiconductors , 2006, 27(2): 354-357. |
17 |
A Highly Heat-Dissipating SOI High Voltage Power Device with a Variable k Dielectric Buried Layer Luo Xiaorong, Li Zhaoji, Zhang Bo Chinese Journal of Semiconductors , 2006, 27(10): 1832-1837. |
18 |
SOI MOSFET Model Parameter Extraction via a Compound Genetic Algorithm Li Ruizhen, Li Duoli, Du Huan, Hai Chaohe, Han Zhengsheng, et al. Chinese Journal of Semiconductors , 2006, 27(5): 796-803. |
19 |
Lu Shengli, Sun Zhilin, Sun Weifeng, Shi Longxing Chinese Journal of Semiconductors , 2005, 26(12): 2286-2289. |
20 |
JIANG Bo, HE Ping, TIAN Li-lin, LIN Xi Chinese Journal of Semiconductors , 2002, 23(9): 966-971. |
Article views: 2790 Times PDF downloads: 906 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 05 June 2008 Online: Published: 01 October 2008
Citation: |
Luo Xiaorong, Zhang Wei, Zhang Bo, Li Zhaoji, Yan Bin, Yang Shouguo. A New High Voltage SOI Device with a Nonuniform Thickness Drift Region and Its Optimization[J]. Journal of Semiconductors, 2008, 29(10): 1902-1906.
****
Luo X R, Zhang W, Zhang B, Li Z J, Yan B, Yang S G. A New High Voltage SOI Device with a Nonuniform Thickness Drift Region and Its Optimization[J]. J. Semicond., 2008, 29(10): 1902.
|
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2