J. Semicond. > 2008, Volume 29 > Issue 3 > 502-509

PAPERS

A Slice Analysis-Based Bayesian Inference Dynamic Power Model for CMOS Combinational Circuits

Chen Jie, Tong Dong, Li Xianfeng, Xie Jinsong and Cheng Xu

+ Author Affiliations

PDF

Abstract: To improve the accuracy and speed in cycle-accurate power estimation,this paper uses multiple dimensional coefficients to build a Bayesian inference dynamic power model.By analyzing the power distribution and internal node state,we find the deficiency of only using port information.Then,we define the gate level number computing method and the concept of slice,and propose using slice analysis to distill switching density as coefficients in a special circuit stage and participate in Bayesian inference with port information.Experiments show that this method can reduce the power-per-cycle estimation error by 21.9% and the root mean square error by 25.0% compared with the original model,and maintain a 700+ speedup compared with the existing gate-level power analysis technique.

Key words: slice analysisBayesian inferencepower modelCMOS combinational circuit

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3085 Times PDF downloads: 1042 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 09 November 2007 Online: Published: 01 March 2008

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Chen Jie, Tong Dong, Li Xianfeng, Xie Jinsong, Cheng Xu. A Slice Analysis-Based Bayesian Inference Dynamic Power Model for CMOS Combinational Circuits[J]. Journal of Semiconductors, 2008, 29(3): 502-509. ****Chen J, Tong D, Li X F, Xie J S, Cheng X. A Slice Analysis-Based Bayesian Inference Dynamic Power Model for CMOS Combinational Circuits[J]. J. Semicond., 2008, 29(3): 502.
      Citation:
      Chen Jie, Tong Dong, Li Xianfeng, Xie Jinsong, Cheng Xu. A Slice Analysis-Based Bayesian Inference Dynamic Power Model for CMOS Combinational Circuits[J]. Journal of Semiconductors, 2008, 29(3): 502-509. ****
      Chen J, Tong D, Li X F, Xie J S, Cheng X. A Slice Analysis-Based Bayesian Inference Dynamic Power Model for CMOS Combinational Circuits[J]. J. Semicond., 2008, 29(3): 502.

      A Slice Analysis-Based Bayesian Inference Dynamic Power Model for CMOS Combinational Circuits

      • Received Date: 2015-08-18
      • Accepted Date: 2007-08-04
      • Revised Date: 2007-11-09
      • Published Date: 2008-02-28

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return