Chin. J. Semicond. > 2001, Volume 22 > Issue 1 > 1-10

CONTENTS

带寄生及匹配约束的CMOS模拟电路模块的STACK生成优化方法(英文)

曾璇 , 李明原 , 赵文庆 , 唐璞山 and 周电

+ Author Affiliations

PDF

Key words: 模拟约束, 模拟电路版图设计, STACK生成

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 2742 Times PDF downloads: 843 Times Cited by: 0 Times

    History

    Received: 19 August 2015 Revised: Online: Published: 01 January 2001

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Send
      Article Navigation >  Journal of Semiconductors  > 2001  >  22(1): 1-10
      曾璇, 李明原, 赵文庆, 唐璞山, 周电. 带寄生及匹配约束的CMOS模拟电路模块的STACK生成优化方法(英文)[J]. 半导体学报(英文版), 2001, 22(1): 1-10.
      Citation:
      曾璇, 李明原, 赵文庆, 唐璞山, 周电. 带寄生及匹配约束的CMOS模拟电路模块的STACK生成优化方法(英文)[J]. 半导体学报(英文版), 2001, 22(1): 1-10.
      shu

      • Received Date: 2015-08-19

      Catalog

        Journal of Semiconductors © 2017 All Rights Reserved   京ICP备05085259号-2

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return