J. Semicond. > Volume 33 > Issue 7 > Article Number: 075002

A fourth-order bandwidth-reconfigurable delta–sigma modulator for audio applications

Wang Junqian , Yang Haifeng , Wei Rui , Xu Jun and Ren Junyan

+ Author Affiliations + Find other works by these authors

PDF

Abstract: A single loop fourth-order deltasigma modulator is presented for audio applications. A reconfigurable mechanism is adopted for two bandwidth-based modes (8 kHz/16 kHz). Manufactured in the SMIC 0.13 μm CMOS mixed signal process, the chip consumes low power (153.6 μW) and occupies a core area of 0.98 × 0.46 mm2. The presented modulator achieves an 89.3 dB SNR and 90.2 dB dynamic range in 16 kHz mode, as well as a 90.2 dB SNR and 86 dB dynamic range in 8 kHz mode. The designed modulator shows a very competitive figure of merit among state-of-the-art low voltage modulators.

Key words: delta--sigma modulatorfeedforward architecturereconfigurationswitched capacitorbootstrapped switch

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[1]

Jianguang Chen, Yueguo Hao, Yuhua Cheng. A novel switched capacitor bandgap reference with a correlated double sampling structure. J. Semicond., 2013, 34(2): 025009. doi: 10.1088/1674-4926/34/2/025009

[2]

Wu Xiaofeng, Liu Hongxia, Su Li, Hao Yue, Li Di, Hu Shigang. A bootstrapped switch employing a new clock feed-through compensation technique. J. Semicond., 2009, 30(12): 125007. doi: 10.1088/1674-4926/30/12/125007

[3]

Hong Zhang, Jie Zhang, Mudan Zhang, Xue Li, Jun Cheng. A multifunctional switched-capacitor programmable gain amplifier for high-definition video analog front-ends. J. Semicond., 2015, 36(3): 035002. doi: 10.1088/1674-4926/36/3/035002

[4]

Hu Xiaoyu, Zhou Yumei. A CMOS Sampling Switch for 14bit 50MHz Pipelined A/D Converter. J. Semicond., 2007, 28(9): 1488.

[5]

Xiaoshi Zhu, Chixiao Chen, Jialiang Xu, Fan Ye, Junyan Ren. An 8-bit 100-MS/s digital-to-skew converter embedded switch with a 200-ps range for time-interleaved sampling. J. Semicond., 2013, 34(3): 035003. doi: 10.1088/1674-4926/34/3/035003

[6]

Guiping Cao, Ning Dong. An 18-bit sigma –delta switched-capacitor modulator using 4-order single-loop CIFB architecture. J. Semicond., 2020, 41(6): 062404. doi: 10.1088/1674-4926/41/6/062404

[7]

Haoran Fu, Ke Bai, Yonggang Huang, Yihui Zhang. Recent progress of morphable 3D mesostructures in advanced materials. J. Semicond., 2020, 41(4): 041604. doi: 10.1088/1674-4926/41/4/041604

[8]

Chen Lei, Zhao Yuanfu, Gao Deyuan, Wen Wu, Wang Zongmin, Zhu Xiaofei. A 16 bit Stereo Audio ΣΔ A/D Converter. J. Semicond., 2006, 27(7): 1183.

[9]

Yin Liang, Liu Xiaowei, Chen Weiping, Zhou Zhiping. High resolution interface circuit for closed-loop accelerometer. J. Semicond., 2011, 32(4): 045005. doi: 10.1088/1674-4926/32/4/045005

[10]

Wang Yunfeng, Shen Haibin, Yan Xiaolang. Design of a Chaotic Random Number Generator. J. Semicond., 2005, 26(12): 2433.

[11]

Nan Zhao, Qi Wei, Huazhong Yang, Hui Wang. A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR. J. Semicond., 2014, 35(9): 095009. doi: 10.1088/1674-4926/35/9/095009

[12]

Sen Yue, Yiqiang Zhao, Ruilong Pang, Yun Sheng. A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC. J. Semicond., 2014, 35(5): 055009. doi: 10.1088/1674-4926/35/5/055009

[13]

Beichen Zhang, Bingbing Yao, Liyuan Liu, Jian Liu, Nanjian Wu. High power-efficient asynchronous SAR ADC for IoT devices. J. Semicond., 2017, 38(10): 105001. doi: 10.1088/1674-4926/38/10/105001

[14]

Long Shanli, Shi Longxing, Wu Jianhui, Wang Pei. A 1.8V 10bit 100Msps Pipelined Analog to Digital Converter. J. Semicond., 2008, 29(5): 923.

[15]

Yutong Zhang, Bei Chen, Heping Ma. A sample and hold circuit for pipelined ADC. J. Semicond., 2018, 39(11): 115002. doi: 10.1088/1674-4926/39/11/115002

[16]

Ou Wei, Wu Xiaobo. High-Consistency Behavior Modeling of a Switched-Capacitor Sigma-Delta Modulator in SIMULINK. J. Semicond., 2008, 29(11): 2209.

[17]

Chen Jin, Zhang Xu, Chen Hongda. Low-power switched-capacitor delta-sigma modulator for EEG recording applications. J. Semicond., 2010, 31(7): 075009. doi: 10.1088/1674-4926/31/7/075009

[18]

Ge Binjie, Wang Xin'an, Zhang Xing, Feng Xiaoxing, Wang Qingqin. Sigma–delta modulator modeling analysis and design. J. Semicond., 2010, 31(9): 095003. doi: 10.1088/1674-4926/31/9/095003

[19]

Jinchen Zhao, Menglian Zhao, Xiaobo Wu, Hanqing Wang. A 0.9-V switched-opamp-based delta-sigma ADC with dual cycle shift DWA. J. Semicond., 2013, 34(6): 065004. doi: 10.1088/1674-4926/34/6/065004

[20]

Li Di, Yang Yintang, Shi Lichun, Wu Xiaofeng. Design of a high-order single-loop Σ△ ADC followed by a decimator in 0.18 μm CMOS technology. J. Semicond., 2009, 30(10): 105007. doi: 10.1088/1674-4926/30/10/105007

Search

Advanced Search >>

GET CITATION

Wang J Q, Yang H F, Wei R, Xu J, Ren J Y. A fourth-order bandwidth-reconfigurable delta–sigma modulator for audio applications[J]. J. Semicond., 2012, 33(7): 075002. doi: 10.1088/1674-4926/33/7/075002.

Export: BibTex EndNote

Article Metrics

Article views: 2175 Times PDF downloads: 5502 Times Cited by: 0 Times

History

Manuscript received: 20 August 2015 Manuscript revised: 06 February 2012 Online: Published: 01 July 2012

Email This Article

User name:
Email:*请输入正确邮箱
Code:*验证码错误