Theoretical Analysis of Effect of LUT Size on Area and Delay of FPGA

Gao , Haixia，Yang , Yintang，and , Dong and Gang

+ Author Affiliations

Key words: FPGA, LUT, computation models, area, delay

Search

GET CITATION

shu

Export: BibTex EndNote

Article Metrics

Article views: 2257 Times PDF downloads: 1305 Times Cited by: 0 Times

History

Received: 19 August 2015 Revised: Online: Published: 01 May 2005

Article Navigation > Journal of Semiconductors > 2005 > 26(5): 893-898

Gao, Haixia，Yang, Yintang，and, Dong, Gang. Theoretical Analysis of Effect of LUT Size on Area and Delay of FPGA[J]. 半导体学报(英文版), 2005, 26(5): 893-898.

Citation:

Gao, Haixia，Yang, Yintang，and, Dong, Gang. Theoretical Analysis of Effect of LUT Size on Area and Delay of FPGA[J]. 半导体学报(英文版), 2005, 26(5): 893-898.

Gao, Haixia，Yang, Yintang，and, Dong, Gang. Theoretical Analysis of Effect of LUT Size on Area and Delay of FPGA[J]. 半导体学报(英文版), 2005, 26(5): 893-898.

Citation:

Gao, Haixia，Yang, Yintang，and, Dong, Gang. Theoretical Analysis of Effect of LUT Size on Area and Delay of FPGA[J]. 半导体学报(英文版), 2005, 26(5): 893-898.

PDF( 423 KB)