J. Semicond. > 2011, Volume 32 > Issue 6 > 064009

SEMICONDUCTOR DEVICES

Modeling and characterization of shielded low loss CPWs on 65 nm node silicon

Wang Hongrui, Yang Dongxu, Zhang Li, Zhang Lei and Yu Zhiping

+ Author Affiliations
DOI: 10.1088/1674-4926/32/6/064009

PDF

Abstract: Coplanar waveguides (CPWs) are promising candidates for high quality passive devices in millimeter-wave frequency bands. In this paper, CPW transmission lines with and without ground shields have been designed and fabricated on 65 nm CMOS technology. A physical-based model is proposed to describe the frequency-dependent per-unit-length L, C, R and G parameters. Starting with a basic CPW structure, the slow-wave effect and ground-shield influence have been analyzed and incorporated into the general model. The accuracy of the model is confirmed by experimental results.

Key words: CMOS

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3326 Times PDF downloads: 2205 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 15 February 2011 Online: Published: 01 June 2011

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Wang Hongrui, Yang Dongxu, Zhang Li, Zhang Lei, Yu Zhiping. Modeling and characterization of shielded low loss CPWs on 65 nm node silicon[J]. Journal of Semiconductors, 2011, 32(6): 064009. doi: 10.1088/1674-4926/32/6/064009 ****Wang H R, Yang D X, Zhang L, Zhang L, Yu Z P. Modeling and characterization of shielded low loss CPWs on 65 nm node silicon[J]. J. Semicond., 2011, 32(6): 064009. doi: 10.1088/1674-4926/32/6/064009.
      Citation:
      Wang Hongrui, Yang Dongxu, Zhang Li, Zhang Lei, Yu Zhiping. Modeling and characterization of shielded low loss CPWs on 65 nm node silicon[J]. Journal of Semiconductors, 2011, 32(6): 064009. doi: 10.1088/1674-4926/32/6/064009 ****
      Wang H R, Yang D X, Zhang L, Zhang L, Yu Z P. Modeling and characterization of shielded low loss CPWs on 65 nm node silicon[J]. J. Semicond., 2011, 32(6): 064009. doi: 10.1088/1674-4926/32/6/064009.

      Modeling and characterization of shielded low loss CPWs on 65 nm node silicon

      DOI: 10.1088/1674-4926/32/6/064009
      • Received Date: 2015-08-18
      • Accepted Date: 2010-12-31
      • Revised Date: 2011-02-15
      • Published Date: 2011-05-23

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return