Chin. J. Semicond. > 2006, Volume 27 > Issue 1 > 35-40

LETTERS

Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET

Bi Jinshun, Wu Junfeng and Hai Chaohe

+ Author Affiliations

PDF

Abstract: A novel planar DGDT FDSOI nMOSFET is presented,and the operation mechanism is discussed.The device fabrication processes and characteristics are simulated with Tsuprem 4 and Medici.The back-gate n-well is formed by implantation of phosphorus at a dosage of 3×1013cm-2 and an energy of 250keV and connected directly to a front-gate n+ polysilicon.This method is completely compatible with the conventional bulk silicon process.Simulation results show that a DGDT FDSOI nMOSFET not only retains the advantages of a conventional FDSOI nMOSFET over a partially depleted (PD) SOI nMOSFET--that is the avoidance of anomalous subthreshold slope and kink effects but also shows a better drivability than a conventional FDSOI nMOSFET.

Key words: double-gate structuredynamic thresholdFDSOInMOSFET

1

A compact two-dimensional analytical model of the electrical characteristics of a triple-material double-gate tunneling FET structure

C. Usha, P. Vimala

Journal of Semiconductors, 2019, 40(12): 122901. doi: 10.1088/1674-4926/40/12/122901

2

Performance analysis of SiGe double-gate N-MOSFET

A. Singh, D. Kapoor, R. Sharma

Journal of Semiconductors, 2017, 38(4): 044003. doi: 10.1088/1674-4926/38/4/044003

3

DSOI-a novel structure enabling adjust circuit dynamically

Chuang Gao, Xing Zhao, Kai Zhao, Jiantou Gao, Bingqing Xie, et al.

Journal of Semiconductors, 2016, 37(6): 065003. doi: 10.1088/1674-4926/37/6/065003

4

Modeling the drain current and its equation parameters for lightly doped symmetrical double-gate MOSFETs

Mini Bhartia, Arun Kumar Chatterjee

Journal of Semiconductors, 2015, 36(4): 044003. doi: 10.1088/1674-4926/36/4/044003

5

On-current modeling of short-channel double-gate (DG) MOSFETs with a vertical Gaussian-like doping profile

Sarvesh Dubey, Kumar Tiwari, S. Jit

Journal of Semiconductors, 2013, 34(5): 054001. doi: 10.1088/1674-4926/34/5/054001

6

Modeling of subthreshold characteristics for undoped and doped deep nanoscale short channel double-gate MOSFETs

Jin Xiaoshi, Liu Xi, Wu Meile, Chuai Rongyan, Jung-Hee Lee, et al.

Journal of Semiconductors, 2012, 33(12): 124003. doi: 10.1088/1674-4926/33/12/124003

7

Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs

Rajiv Sharma, Sujata Pandey, Shail Bala Jain

Journal of Semiconductors, 2012, 33(2): 024001. doi: 10.1088/1674-4926/33/2/024001

8

Double humps and radiation effects of SOI NMOSFET

Cui Jiangwei, Yu Xuefeng, Ren Diyuan, He Chengfa, Gao Bo, et al.

Journal of Semiconductors, 2011, 32(6): 064006. doi: 10.1088/1674-4926/32/6/064006

9

Short channel effect in deep submicron PDSOI nMOSFETs

Bu Jianhui, Bi Jinshun, Song Limei, Han Zhengsheng

Journal of Semiconductors, 2010, 31(1): 014002. doi: 10.1088/1674-4926/31/1/014002

10

A new double gate SOI LDMOS with a step doping profile in the drift region

Luo Xiaorong, Zhang Wei, Gu Jingjing, Liao Hong, Zhang Bo, et al.

Journal of Semiconductors, 2009, 30(8): 084006. doi: 10.1088/1674-4926/30/8/084006

11

Effect of total ionizing dose radiation on the 0.25 μm RF PDSOI nMOSFETs with thin gate oxide

Liu Mengxin, Han Zhengsheng, Bi Jinshun, Fan Xuemei, Liu Guang, et al.

Journal of Semiconductors, 2009, 30(1): 014004. doi: 10.1088/1674-4926/30/1/014004

12

An Analytical Model of Electron Mobility for Strained-Si Channel nMOSFETs

Li Xiaojian, Tan Yaohua, Tian Lilin

Journal of Semiconductors, 2008, 29(5): 863-868.

13

Off-State Breakdown Characteristics of PDSOI nMOSFETs

Bi Jinshun, Hai Chaohe

Chinese Journal of Semiconductors , 2007, 28(1): 14-18.

14

A New Direct Tunneling Gate Current Model for Short Channel MOSFETs with HALO Structure

Zhao Yao, Xu Mingzhen, Tan Changhua

Chinese Journal of Semiconductors , 2006, 27(7): 1264-1268.

15

Study on the Characteristics of SOI DTMOS with Reverse Schottky Barriers

Bi Jinshun, Hai Chaohe

Chinese Journal of Semiconductors , 2006, 27(9): 1526-1530.

16

A Carrier-Based Analytic Model for the Undoped Symmetric Double-Gate MOSFETs

He Jin, Tao Yadong, Bian Wei, Liu Feng, Niu Xudong, et al.

Chinese Journal of Semiconductors , 2006, 27(S1): 242-247.

17

A High Performance 0.18μm RF nMOSFET with 53GHz Cutoff Frequency

Yang Rong, Li Junfeng, Xu Qiuxia, Hai Chaohe, Han Zhengsheng, et al.

Chinese Journal of Semiconductors , 2006, 27(8): 1343-1346.

18

Analytical Modeling of Threshold Voltage for Double-Gate MOSFET Fully Comprising Quantum Mechanical Effects

Zhang Dawei, Tian Lilin,and Yu Zhiping

Chinese Journal of Semiconductors , 2005, 26(3): 429-435.

19

Elevated Source/Drain Engineering by Novel Technology for FullyDepleted SOI CMOS Devices and Circuits

Chinese Journal of Semiconductors , 2005, 26(4): 672-676.

20

A Modified DSOI Device

JIANG Bo, HE Ping, TIAN Li-lin, LIN Xi

Chinese Journal of Semiconductors , 2002, 23(9): 966-971.

  • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3329 Times PDF downloads: 1707 Times Cited by: 0 Times

    History

    Received: 20 August 2015 Revised: Online: Published: 01 January 2006

    Catalog

      Email This Article

      User name:
      Email:*请输入正确邮箱
      Code:*验证码错误
      Bi Jinshun, Wu Junfeng, Hai Chaohe. Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET[J]. Journal of Semiconductors, 2006, 27(1): 35-40. ****Bi J S, Wu J F, Hai C H. Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET[J]. Chin. J. Semicond., 2006, 27(1): 35.
      Citation:
      Bi Jinshun, Wu Junfeng, Hai Chaohe. Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET[J]. Journal of Semiconductors, 2006, 27(1): 35-40. ****
      Bi J S, Wu J F, Hai C H. Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET[J]. Chin. J. Semicond., 2006, 27(1): 35.

      Simulation of a Double-Gate Dynamic Threshold Voltage Fully Depleted Silicon-on-Insulator nMOSFET

      • Received Date: 2015-08-20

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return