
PAPERS
Abstract: A novel high-bandwidth,high-sensitivity differential optical receiver without any additional cost compared to general optical receivers,is proposed for high-speed optical communications and interconnections.High bandwidth and high sensitivity are achieved through a fully differential transimpedance amplifier with balanced input loads and two photodetectors to convert the incident light into a pair of differential photogenerated currents,respectively.In addition,a corresponding 0.35μm standard CMOS optoelectronic integrated receiver with two 60μm× 30μm,1.483pF fingered p+/n-well/p-substrate photodiodes is also presented.The simulation results demonstrate that it achieves a 1.37GHz bandwidth and a 819dBΩ transimpedance gain,supporting data rates up to at least 2Gbit/s.The device consumes a core area of 0.198mm2 and the optical sensitivity is at least -13dBm for a 1E-12 bit error rate under a 2E15-1 PRBS input signal.
Key words: high-bandwidth, high-sensitivity, CMOS, optical receiver
1 |
A 31.7-GHz high linearity millimeter-wave CMOS LNA using an ultra-wideband input matching technique Yang Geliang, Wang Zhigong, Li Zhiqun, Li Qin, Li Zhu, et al. Journal of Semiconductors, 2012, 33(12): 125011. doi: 10.1088/1674-4926/33/12/125011 |
2 |
An integrated CMOS high data rate transceiver for video applications Liang Yaping, Che Dazhi, Liang Cheng, Sun Lingling Journal of Semiconductors, 2012, 33(7): 075005. doi: 10.1088/1674-4926/33/7/075005 |
3 |
CMOS high linearity PA driver with an on-chip transformer for W-CDMA application Fu Jian, Mei Niansong, Huang Yumei, Hong Zhiliang Journal of Semiconductors, 2011, 32(9): 095006. doi: 10.1088/1674-4926/32/9/095006 |
4 |
High performance QVCO design with series coupling in CMOS technology Cai Li, Huang Lu, Ying Yutong, Fu Zhongqian, Wang Weidong, et al. Journal of Semiconductors, 2011, 32(11): 115004. doi: 10.1088/1674-4926/32/11/115004 |
5 |
A 6-9 GHz 5-band CMOS synthesizer for MB-OFDM UWB Chen Pufeng, Li Zhiqiang, Wang Xiaosong, Zhang Haiying, Ye Tianchun, et al. Journal of Semiconductors, 2010, 31(7): 075001. doi: 10.1088/1674-4926/31/7/075001 |
6 |
Yu Changliang, Mao Luhong, Xiao Xindong, Xie Sheng, Zhang Shilin, et al. Journal of Semiconductors, 2009, 30(10): 105010. doi: 10.1088/1674-4926/30/10/105010 |
7 |
A 1.5 Gb/s monolithically integrated optical receiver in the standard CMOS process Xiao Xindong, Mao Luhong, Yu Changliang, Zhang Shilin, Xie Sheng, et al. Journal of Semiconductors, 2009, 30(12): 125004. doi: 10.1088/1674-4926/30/12/125004 |
8 |
CMOS Implementation of an RF PLL Synthesizer for Use in RFID Systems Xie Weifu, Li Yongming, Zhang Chun, Wang Zhihua Journal of Semiconductors, 2008, 29(8): 1595-1601. |
9 |
Transient Characteristic Analysis of a Double-Gate Dual-Strained-Channel SOI CMOS Sun Liwei, Gao Yong, Yang Yuan, Liu Jing Journal of Semiconductors, 2008, 29(8): 1566-1569. |
10 |
Analysis and Modeling of Broadband CMOS Monolithic Balun up to Millimeter-Wave Frequencies Xia Jun, Wang Zhigong, Wu Xiushan, Li Wei Journal of Semiconductors, 2008, 29(3): 467-472. |
11 |
Design and Implementation of an Optoelectronic Integrated Receiver in Standard CMOS Process Yu Changliang, Mao Luhong, Song Ruiliang, Zhu Haobo, Wang Rui, et al. Chinese Journal of Semiconductors , 2007, 28(8): 1198-1203. |
12 |
Study on Si-SiGe Three-Dimensional CMOS Integrated Circuits Hu Huiyong, Zhang Heming, Jia Xinzhang, Dai Xianying, Xuan Rongxi, et al. Chinese Journal of Semiconductors , 2007, 28(5): 681-685. |
13 |
Sensitivity Design for a CMOS Optoelectronic Integrated Circuit Receiver Zhu Haobo, Mao Luhong, Yu Changliang, Ma Liyuan Chinese Journal of Semiconductors , 2007, 28(5): 676-680. |
14 |
Concept and Simulation of a Novel Pre-Equalized CMOS Optoelectronic Integrated Receiver Yu Changliang, Mao Luhong, Zhu Haobo, Song Ruiliang, Chen Mingyi, et al. Chinese Journal of Semiconductors , 2007, 28(6): 951-957. |
15 |
Design of a Wideband CMOS Variable Gain Amplifier Guo Feng, Li Zhiqun, Chen Dongdong, Li Haisong, Wang Zhigong, et al. Chinese Journal of Semiconductors , 2007, 28(12): 1967-1971. |
16 |
A High Speed,12-Channel Parallel,Monolithic IntegratedCMOS OEIC Receiver Zhu Haobo, Mao Luhong, Yu Changliang, Chen Hongda, Tang Jun, et al. Chinese Journal of Semiconductors , 2007, 28(9): 1341-1345. |
17 |
12Gb/s 0.25μm CMOS Low-Power 1∶4 Demultiplexer Ding Jingfeng, Wang Zhigong, Zhu En, Zhang Li, Wang Gui, et al. Chinese Journal of Semiconductors , 2006, 27(1): 19-23. |
18 |
High Performance Gate Length 22nm CMOS Device withStrained Channel and EOT 1.2nm Xu Qiuxia, Qian He, Duan Xiaofeng, Liu Haihua, Wang Dahai, et al. Chinese Journal of Semiconductors , 2006, 27(S1): 283-290. |
19 |
An OPAMP with High DC Gain in 0.18μm Digital CMOS Wang Han, Ye Qing Chinese Journal of Semiconductors , 2006, 27(S1): 318-321. |
20 |
A Low-Power High-Frequency CMOS Peak Detector Li Xuechu, Gao Qingyun, Qin Shicai Chinese Journal of Semiconductors , 2006, 27(10): 1707-1710. |
Article views: 3879 Times PDF downloads: 1171 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 02 January 2008 Online: Published: 01 May 2008
Citation: |
Yu Changliang, Mao Luhong, Song Ruiliang, Xiao Xindong. Concept and Design of a Novel High-Bandwidth,High-SensitivityDifferential Receiver for Optical Interconnections[J]. Journal of Semiconductors, 2008, 29(5): 903-907.
****
Yu C L, Mao L H, Song R L, Xiao X D. Concept and Design of a Novel High-Bandwidth,High-SensitivityDifferential Receiver for Optical Interconnections[J]. J. Semicond., 2008, 29(5): 903.
|
Journal of Semiconductors © 2017 All Rights Reserved 京ICP备05085259号-2